III B. Tech I Semester Supplementary Examinations, February-2022 PULSE AND DIGITAL CIRCUITS

(Electronics and Communication Engineering)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (**Part-A** and **Part-B**)

2. Answering the question in **Part-A** is compulsory

3. Answer any **THPFF** Questions from **Part-B**

3. Answer any **THREE** Questions from **Part-B**

		<u>PART –A</u>	(22	Marks)
1.	a)	Write short notes on Ringing Circuit.		[3M]
	b)	Write the differences between clipping and clamping.		[4M]
	c)	Sketch the piece-wise linear diode characteristics.		[4M]
	d)	What is meant by triggering? Why it is needed?		[4M]
	e)	Write the differences between voltage time base generator a current time base generator.	and	[4M]
	f)	Write the disadvantages of two diode sampling gate.		[3M]
	,	PART -B	(48	Marks)
2.	a)	Discuss about RL Low pass circuit and RL High pass circuit.	•	[8M]
	b)	An ideal 2 µs pulse is fed to an amplifier. Calculate and plot output waveform when the upper 3-dB frequency is i) 5 MHz and ii) 0.05 MHz.	the	[8M]
3.	a)	State and prove clamping circuit theorem.		[8M]
0.	b)	Design a diode clamper to restore the negative peaks of the in signal to zero level. Use a silicon diode with R_f = 50 Ω s R_r = 400 k Ω . The frequency of the input signal is 5 kHz.	-	[8M]
4.	a)	Explain about transistor switching times.		[8M]
''	b)	Draw the circuit diagram of two input TTL NAND gate a explain its operation.	and	[8M]
5.	a)	Explain about direct connected binary. Write the advantages	and	[8M]
	b)	disadvantages of it. Design a collector coupled one-shot with a gate width of 3	me	[8M]
	D)	using n-p-n transistors. Assume necessary data.	1113	[OIVI]
6.	a)	With a neat sketch, explain about transistor miller time b	ase	[8M]
	b)	generator. Discuss about Transistor Current Time Base Generator.		[8M]
7.	a) b)	What is meant by synchronization? Why it is needed? Explain Explain how pedestal can be reduced in gate circuit?	•	[8M] [8M]

1 of 1