

III B. Tech I Semester Supplementary Examinations, May - 2017 DIGITAL SYSTEM DESIGN & DIGITAL IC APPLICATIONS

(Common to Electronics and Communications Engineering, Electronics and Instrumentation

Time: 3 hours

Engineering)

Max. Marks: 70 Note: 1. Question Paper consists of two parts (**Part-A** and **Part-B**)

2. Answering the question in **Part-A** is compulsory

3. Answer any **THREE** Questions from **Part-B**

PART –A

1	 a) b) c) d) e) f) 	Discuss the behavioral model of a flip flop. What is a technology library? Discuss. Compare ROM, PLA and PAL. Give the characteristics of TTL logic family. What is a floating point encoder? explain Discuss the modes of operation of shift registers. <u>PART –B</u>	[3M] [4M] [4M] [3M] [4M] [4M]
2	a) b) c)	What is the difference between the sequential from concurrent signal assignment statements? Discuss the sequential assignment statements with examples. Brief the objects in VHDL.	[4M] [8M] [4M]
3	a) b)	What are the operations performed by a logic simulator. Why place and route tools are used in VHDL draw the data flow diagram of place and route tools and explain.	[8M] [8M]
4	a) b)	Design an 8x4 diode ROM using 74x138 for the following data from the first location 1,4,9, B,A,O,F,C Draw the read and write cycle timing diagrams and explain the read and write operation of SSRAM.	[8M] [8M]
5	a) b)	Draw a two input 10K ECL OR gate and verify the truth table. Explain the circuit behavior of CMOS with non ideal outputs. And compare the CMOS logic families.	[8M] [8M]
6		Design a 8bit ALU using two 74LS181 ICs.	[16M]
7	a) b)	Design a 3 bit LFSR with an initial state of 6. Design a modulo 11 counter using 74x163.	[8M] [8M]

WWW.MANARESULTS.CO.IN

|"|"||"||