III B.Tech I Semester Supplementary Examinations, August - 2021 DIGITAL SYSTEM DESIGN AND DIGITAL IC APPLICATIONS

(Electronics and Communication Engineering)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)

- 2. Answering the question in **Part-A** is compulsory
- 3. Answer any **THREE** Questions from **Part-B**

\*\*\*\*

		<u>PART -A</u> (22 II	/Iarks)
1.	<ul><li>a)</li><li>b)</li><li>c)</li><li>d)</li><li>e)</li><li>f)</li></ul>	Define Verilog HDL. What is functional Gate level verification? What are the differences between SRAM and DRAM? Draw the circuit of basic ECL inverter. Explain about Barrel Shifter. Distinguish between the synchronous and asynchronous counters.	[3M] [4M] [3M] [4M] [4M]
		<u>PART -B</u> (48 II	/Iarks)
2.	a) b)	Discuss about the Libraries and Bindings. Using examples, explain about Concurrent and Sequential Statements with syntaxes.	[4M] [8M]
	c)	Explain difference between signal and variable in VHDL.	[4M]
3.	a) b)	Explain Post Layout Timing Simulation. Explain synthesis procedure in Verilog HDL.	[8M] [8M]
4.	a) b)	Explain about PLA design aspects in detail. Implement the logic function 'F' using ROM. $F = A'BC' + A'BC + AB'C + ABC.$	[8M] [8M]
5.	a) b)	Explain the differences between DTL, TTL and ECL. Explain steady state and dynamic electrical behavior of CMOS.	[8M] [8M]
6.	,	Design a 4×4 combinational multiplier and write the VHDL program in data flow model.	[8M]
	b)	Explain about simple floating point encoder with an example.	[8M]
7.	a)	Distinguish between latch and flip-flop. Show the logic diagram for both. Explain the operation with the help of function table.	[8M]
	b)	Draw the logic diagram of 74×163 binary counter and explain its operation.	[8M]

\*\*\*\*