## III B. Tech I Semester Supplementary Examinations, October/November- 2019 DIGITAL SYSTEM DESIGN & DIGITAL IC APPLICATIONS

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering)

Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answering the question in **Part-A** is compulsory 3. Answer any **THREE** Questions from **Part-B** PART -A **(22 Marks)** 1. a) What do you mean by concurrent statement? [4M] What is net list? [3M] b) Explain the 2D decoding technique. c) [4M] d) State the noise margin for CMOS family. [3M] Briefly discuss about priority encoder. e) [4M] List out the differences between asynchronous and synchronous counter. f) [4M] PART -B **(48 Marks)** 2. With the help of block diagram, explain the program structure of VHDL. a) [8M] List out the differences between various VHDL functions and procedures with b) [8M] example. Explain the synthesis process with suitable a block diagram. 3. [8M] a) Explain how a logic level simulation can verify complex circuits compared to b) [8M] other simulations? 4. Explain the internal structure of 64Kx1 DRAM with the help of timing [8M] a) waveforms. Discuss how PROM, EPROM and EEPROM technologies different from each b) [8M] other? 5. Draw the circuit diagram and functional table of ECL 10K 2-input OR/NOR gate a) [8M] and explain its operation. Which bipolar family is best suited for LSI? Draw the circuit of a 4-input NAND b) [8M] gate using CMOS transistors. 6. Using a process statement write a VHDL source code for 4 to 1 multiplexer. a) [8M] Design a function  $F = ABC + (A+B+C)^{T}$  by using IC 74X138. [8M] b) 7. Discuss the logic circuit of IC 74x377 register. Write a VHDL program for the a) [8M] same in structural style. Draw the logic diagram of 74x74 IC and explain the operation. Develop the b) [8M] VHDL model for this IC.

\*\*\*\*