III B. Tech I Semester Supplementary Examinations, October/November- 2020 DIGITAL SYSTEM DESIGN AND DIGITAL IC APPLICATIONS

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering)

Time: 3 hours Max. Marks: 70

		Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answering the question in Part-A is compulsory 3. Answer any THREE Questions from Part-B		
		PART -A	(22 Marks)	
1.	a)b)c)d)e)f)	Write down the syntax of a VHDL entity declaration. What is timing simulation? Give the classification of PLDs. State the logic levels for typical CMOS logic circuits. List out the differences between multiplexer and de-multiplexer. Distinguish between a latch and a flip-flop.	[3M] [4M] [4M] [4M] [4M] [3M]	
		<u>PART –B</u>	(48 Marks)	
2.	a) b)	With suitable example explain PROCESS statement in VHDL. What are the various types of objects in VHDL? Explain.	[8M] [8M]	
3.	a) b)	With a suitable block diagram explain the logic synthesis process. Explain briefly about gate level simulation with a suitable diagram.	[8M]	
4.	a) b)	Design, draw and explain 128x8 ROM using 32x8 ROMs. With suitable timing diagrams explain Read and Write operations in DRAM.	[8M] [8M]	
5.	a)b)	Explain what is meant by logic family? Construct an Ex-NOR circuit using CN transistors and explain its operation. Explain the difference between current sinking and current sourcing logic circ How they are estimated for CMOS families?		
6.	a) b)	Write a VHDL program for 16-bit barrel shifter for left circular shift only. Write a VHDL code for four bit parallel adder/subtractor.	[8M] [8M]	
7.	a)	Explain the operation of a 4 bit synchronous binary counter with the requdiagram and waveforms.	nired [8M]	

[8M]

b) Write a VHDL code for 4-bit Serial-in Parallel-out register.