BOARD DIPLOMA EXAMINATION, (C-16) AUGUST/SEPTEMBER—2021

## DECE - THIRD SEMESTER EXAMINATION DIGITAL ELECTRONICS

Time : 3 hours ]
[ Total Marks : 80
PART—A
$3 \times 10=30$

Instructions: (1) Answer all questions.
(2) Each question carries three marks.
(3) Answers should be brief and straight to the point and shall not exceed five simple sentences.

1. Convert $(110101.100)_{2}$ into decimal, octal and hexadecimal numbers.
2. Compare weighted and unweighted codes.
3. State De-Morgan's theorems.
4. Define the terms propagation delay and noise margin of digital ICs.
5. Realize half-adder circuit using NAND gates only.
6. State the need for a tri-state buffer.
7. Draw the symbols of edge triggered D and T flip-flops.
8. Distinguish between synchronous and asynchronous counters.
9. Draw the circuit of 4-bit ring counter.
10. Compare static RAM and dynamic RAM.

* PART—B

Instructions: (1) Answer any five questions.
(2) Each question carries ten marks.
(3) Answers should be comprehensive and criterion for valuation is the content but not the length of the answer.

11. Explain the working of Universal logic gates (NAND, NOR gates) with
truth tables.
12. (a) Simplify the Boolean expression $Y(\bar{A}, \bar{B}, \bar{C})=\bar{A} B C+A \overline{B C}+A B \bar{C}+A B C$
using K-map.
(b) Write the gray code for binary number 11010101.
13. Draw and explain the working of TTL NAND gate with totem pole output.
14. Draw and explain the logic circuit of $4 \times 1$ multiplexer.
15. Explain the operation of full-adder circuit with truth table using basic gates.
16. (a) Explain the working of level clocked J-K flip-flop with circuit diagram and truth table.
(b) What is race around condition?

## * 17. Draw and explain the working of asynchronous decade counter with timing diagram.

18. Draw and explain the working of 4-bit shift left register with timing diagram.
