Code No: 113BS

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, March - 2017

### DIGITAL LOGIC DESIGN (Computer Science and Engineering)

Time: 3 Hours Max. Marks: 75

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

### PART-A

			T ANALY AN		200			
					(25 Marks)			
1.a)	Solve for X in the e	equation (19.	$(125)_{10} = (X)_8.$	7****	[2]			
b)	Demonstrate by means of truth table the validity of the DeMorgan laws.							
c)	Implement Ex-OR with NOR gates.							
d)	Find the min terms	of wxy+yz+	x'y.		[3]			
e)	Design a 4×1 multi	plexer.	***- * ***	100	.[2]			
::: f):	How a decoder can	be used like	DeMux?	- 19	:[3]:::			
g)	What are direct inputs in a flip-flop and why they are used?							
h)	What is race around condition? How it is eliminated?							
i)	What are the different type of ROMs?							
j)	Draw the PLA block diagram.							
That I	***************************************	101.20	ver free	27 2444	100			
in to	tiwa fasif	that had	PART-B.	1,12,13,12,2	11 11			
					(50 Marks)			

- Find 9's complement of 9254. 2.a)
- Convert  $F(A,B,C,D) = \Pi(0,1,2,3,4,6,12)$  to the other canonical form. b)
- Encode the information character 01101110101 according to the 15 bit Hamming c) code. [2+4+4]

- Represent (524)<sub>10</sub> in 2421 code and BCD Excess-3 code. 3.a)
  - b) Simplify x+xyz+yzx'+wx+w'x+x,y using Boolean algebra.
  - Draw the logic diagram of (A+B)(C+D)(A'+B+D) without simplifying [2+4+4]c)
- Find F' in POS form for  $F(A, B, C, D) = \Pi(1, 3, 7, 11, 15) + d(0, 2, 5)$ . 4:a) b)
  - Simplify the function  $F(A,B,C,D)=\sum (0,1,3,4,6,8,15)$  using K-Map. [5+5] OR

### Simplify the function A'B'CE'+A'B'C'D'+B'D'E'+B'CD'+CDE'+BDE' using 5. [10] K-Map and implement using two level AND-OR gates.

- 6.... [10] Design a BCD to Seven segment display circuit using decoder: OR
- 7.aConstruct a 4-bit Ripple Adder and explain.
  - b) Design a 2-bit magnitude comparator. [5+5]

E	(8,a) b)	What is a Master-Slave flip-flop? Explain with block diagram and logic diagram.  Design a divide by 6 Ripple Counter using JK flip-flops [5+5]  OR							
	9.a) b) 10.a)	about Edge triggered Design a BCD countries.  Given a 32×8 ROI chips and decoder.	n. [[]] []] ruct a 128×8 R(	level triggering? Explain  [5+5]  [5+5]  [2]  [3]  [4]  [5+5]  [5]  [5]  [6]  [7]  [8]  [8]  [9]  [9]  [9]  [9]  [10]					
lő.	iil:	F <sub>2</sub> (x, y, z)= $\sum$ (0, 3, Implement the following F <sub>1</sub> (A,B,C)= $\sum$ (1,2,4) F <sub>3</sub> (A,B,C)= $\sum$ (2,6)	4, 5).  owing Boolean f 4,6) F <sub>2</sub> (A,	OR	LA: [] []	[5+5]			
				00000					
Ü	Et		And See				1757 - 175 2757 - 175 2000 - 175		
i.S.	26				25	26	200 g		
1 27	25	Constitution of the Consti	26	26		26			
	25					26			
Œ,				25	25	26			
	25				26				

# www.ManaResults.co.in