R15

[5+5]

Code No: 126VN

7.a

b)

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech III Year II Semester Examinations, December - 2018 VLSI DESIGN

(Common to ECE, ETM)			
Time: 3 hours Max. Marks: 75			
Note:	This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.		
PART - A			
(25 Marks)			
1.a) b) c) d) e) f) g) h) i)	Write about the Pass transistor. [2] Distinguish between Enhancement and Depletion mode transistor action in N-MOS. [3] Write about contacts and vias in layout design. [2] Write about the 1.2 µm double metal single poly CMOS rules. [3] Mention the different forms of Time delays in gate level circuits. [2] Explain about Switch logic and its usage. [3] Distinguish a synchronous and an asynchronous counters. [2] Write a note on Content Addressable Memory. [3] What is the need for testing of IC? [2] What are the different chip-level Test Techniques? [3]		
PART - B (50 Marks)			
2.a) b) 3.a) b)	Explain the CMOS fabrication process in p-well using suitable diagrams. Discuss the effect of threshold voltage on MOSFET current Equations. OR Discuss the MOS transistor Characteristics in Depletion and enhancement modes. Write about Alternative forms of pull-up and describe about the NMOS pull-ups. [5+5]		
4.	Write about the stick diagrams and design a stick diagram for two input N-MOS NAND and NOR gates. [10]		
5.a) b)	OR Distinguish between the Lambda-base rules and Double metal MOS process rules. Draw the neat layout diagrams for NMOS shift register cell. [5+5]		
6.a)	Explain the formal estimation of CMOS inverter delay rise-time estimation and Fall-time estimation.		
b)	Write a note on the Wiring capacitance in detail. [5+5]		

Write about the different Alternate gate circuits in detail.

Discuss a which character flavor for the gardlevel design. O. IN

8.a)	Explain the working principle of Ripple carry adder using Transmission Gates.	
b)	Explain about the configurations and applications of SRAM and DRAM cells.	[5+5]
	OR	
9.a)	Explain the Principle and structure of Serial-Parallel multiplier.	
b)	Describe the design procedure for design of a asynchronous counter.	[5+5]
10.a)	Design a PAL to realize a full Adder circuit.	
b)	Explain the detailed Architecture of CPLD and its Implementations.	[5+5]
	OR	
11.	Write a short note on the following:	
	a) CMOS Testing	
	b) Strategies for testing.	[5+5]

---00000---