## Code No: 138EW

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech IV Year II Semester Examinations, September - 2020 SYSTEM DESIGN USING FPGAS

(Electronics and Communication Engineering)

Time: 2 Hours Max. Marks: 75

## **Answer any Five Questions All Questions Carry Equal Marks**

- - -

1.a) b)	Write Verilog module for a positive edge triggered flip-flop with test bench. Explain JK Flip-flop implementation from VHDL code.	[7+8]
2.a) b)	Draw Full Adder write a program gate level modeling. Write Verilog module for 4-bit comparator with test bench.	[8+7]
3.a)	Design Verilog module event construct for a serial data receiver and test bene	ch for the
b)	same.  Explain schematic diagram of shift register and draw the simulation waveform.	[8+7]
4.a) b)	Write the Verilog code for basic functional unit of a dynamic shift register. Explain synthesized schematic diagram of parallel to serial converter.	[7+8]
5.a) b)	Write the VHDL code to generate the divided-by-2 clocks. How can, correct the short path problem, explain with necessary diagram.	[7+8]
6.a)	What are the advantages of having reset and clock circuitry in its own block separ	rated from
b)	the rest of the circuits?  Explain, how gated clock signal to avoid generating a glitches in design.	[8+7]
7.a) b)	Mention the steps to be followed, when designing with FPGAs, a digital system. Why post layout verification is needed?	[10+5]
8.a)	What are the design trade-offs involving using additional flip-flops versus the buffers?	e serial of
b)	How Net List will be generated? Explain.	[8+7]

--ooOoo--